Tracked shipping to New Zealand with premium packaging for just NZ$15 

Ship to
New Zealand
0

My Account

  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

menu

Select your country

Americas

Europe

Rest of the world

portada Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design. A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach
Type
Physical Book
Publisher
Author
Year
2023
Language
English
Pages
324
Format
Paperback
Dimensions
23.40 x 15.60 x 1.70 cm
ISBN13
9789811985522

Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design. A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach

Xiaowei Li;Guihai Yan;Cheng Liu (Author) · Springer · Paperback

Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design. A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach - Xiaowei Li;Guihai Yan;Cheng Liu

Cheaper New Book Imported to New Zealand
Delivery: 26 Aug - 08 Sep Shipping: 12 to 16 business days.
NZ$ 135.58
Faster New Book Imported to New Zealand
Delivery: 17 Aug - 24 Aug Shipping: 5 to 6 business days.
NZ$ 140.82
Import costs and 15% GST included in the price ✅
NZ$ 135.58

Choose the list to add your product or create one New List

Go to My Wishlists
Calculate shipping cost

Synopsis "Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design. A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach"

With the end of Dennard scaling and Moore's law, IC chips, especially large-scale ones, now face more reliability challenges, and reliability has become one of the mainstay merits of VLSI designs. In this context, this book presents a built-in on-chip fault-tolerant computing paradigm that seeks to combine fault detection, fault diagnosis, and error recovery in large-scale VLSI design in a unified manner so as to minimize resource overhead and performance penalties. Following this computing paradigm, we propose a holistic solution based on three key components: self-test, self-diagnosis and self-repair, or "3S" for short. We then explore the use of 3S for general IC designs, general-purpose processors, network-on-chip (NoC) and deep learning accelerators, and present prototypes to demonstrate how 3S responds to in-field silicon degradation and recovery under various runtime faults caused by aging, process variations, or radical particles. Moreover, we demonstrate that 3S not onlyoffers a powerful backbone for various on-chip fault-tolerant designs and implementations, but also has farther-reaching implications such as maintaining graceful performance degradation, mitigating the impact of verification blind spots, and improving chip yield.  

This book is the outcome of extensive fault-tolerant computing research pursued at the State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences over the past decade. The proposed built-in on-chip fault-tolerant computing paradigm has been verified in a broad range of scenarios, from small processors in satellite computers to large processors in HPCs. Hopefully, it will provide an alternative yet effective solution to the growing reliability challenges for large-scale VLSI designs. 

Customers reviews

More customer reviews
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Frequently Asked Questions about the Book

Is the book original?

All books in our catalog are Original.

In what language is the book written?

The book is written in English.

What is the format of this book?

The binding of this edition is Paperback.

Questions and Answers about the Book

Do you have a question about the book? Login to be able to add your own question.

Opinions about Bookdelivery

More customer reviews